

#### **ADC78H89**

## 7-Channel, 500 KSPS, 12-Bit A/D Converter

#### **General Description**

The ADC78H89 is a low-power, seven-channel CMOS 12-bit analog-to-digital converter with a conversion throughput of 500 KSPS. The converter is based on a successive-approximation register architecture with an internal track-and-hold circuit. It can be configured to accept up to seven input signals on pins AIN1 through AIN7.

The output serial data is straight binary, and is compatible with several standards, such as SPI™, QSPI™, MICROW-IRE™, and many common DSP serial interfaces.

The ADC78H89 may be operated with independent analog and digital supplies. The analog supply (AV $_{\rm DD}$ ) can range from +2.7V to +5.25V, and the digital supply (DV $_{\rm DD}$ ) can range from +2.7V to AV $_{\rm DD}$ . Normal power consumption using a +3V or +5V supply is 1.5 mW and 8.3 mW, respectively. The power-down feature reduces the power consumption to just 0.3  $\mu$ W using a +3V supply, or 0.5  $\mu$ W using a +5V supply. The ADC78H89 is packaged in a 16-lead TSSOP package. Operation over the industrial temperature range of -40°C to +85°C is guaranteed.

#### **Features**

- Seven input channels
- Variable power management
- Independent analog and digital supplies
- SPI™/QSPI™/MICROWIRE™/DSP compatible
- Packaged in 16-lead TSSOP

#### **Key Specifications**

■ Conversion Rate	500 KSPS
■ DNL	± 1 LSB (max)
■ INL	± 1 LSB (max)


■ Power Consumption

— 3V Supply
 — 5V Supply
 1.5 mW (typ)
 8.3 mW (typ)

#### **Applications**

- Automotive Navigation
- Portable Systems
- Medical Instruments
- Mobile Communications
- Instrumentation and Control Systems

#### **Connection Diagram**



### **Ordering Information**


Order Code	Temperature Range	Description
ADC78H89CIMT	−40°C to +85°C	16-Lead TSSOP Package
ADC78H89CIMTX	−40°C to +85°C	16-Lead TSSOP Package, Tape & Reel
ADC78H89EVAL		Evaluation Board

TRI-STATE® is a trademark of National Semiconductor Corporation.

MICROWIRE™ is a trademark of National Semiconductor Corporation.

QSPI™ and SPI™ are trademarks of Motorola, Inc.

## **Block Diagram**



## Pin Descriptions and Equivalent Circuits

Pin No.	Symbol	Equivalent Circuit	Description
ANALOG I/O	)		
5 - 11	AIN1 to AIN7		Analog inputs. These signals can range from 0V to AV <sub>DD</sub> .
2	NC		This pin is not connected internally, and can be left floating, or tied to ground.
DIGITAL I/O	,		
16	SCLK		Digital clock input. The range of frequencies for this input is 50 kHz to 8 MHz, with guaranteed performance at 8 MHz. This clock directly controls the conversion and readout processes.
15	DOUT		Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.
14	DIN		Digital data input. The ADC78H89's Control Register is loaded through this pin on rising edges of the SCLK pin.
1	<del>CS</del>		Chip select. On the falling edge of $\overline{CS}$ , a conversion process begins. Conversions continue as long as $\overline{CS}$ is held low.
POWER SUF	PPLY		
3	AV <sub>DD</sub>		Positive analog supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed to GND with 0.1 $\mu$ F ceramic monolithic and 1 $\mu$ F tantalum capacitors located within 1 cm of the power pin.
13	DV <sub>DD</sub>		Positive digital supply pin. This pin should be connected to a $+2.7V$ to $AV_{DD}$ supply, and bypassed to GND with a 0.1 $\mu$ F ceramic monolithic capacitor located within 1 cm of the power pin.
4, 12	GND		The ground return for both analog and digital supplies. These pins are tied directly together internally, so must be connected to the same potential. If any potential exists across these pins, large currents will flow through the device.

#### Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 $\begin{array}{lll} \mbox{Analog Supply Voltage AV}_{\mbox{\scriptsize DD}} & -0.3\mbox{\scriptsize V to }6.5\mbox{\scriptsize V} \\ \mbox{\scriptsize Digital Supply Voltage DV}_{\mbox{\scriptsize DD}} & -0.3\mbox{\scriptsize V to }\mbox{\scriptsize AV}_{\mbox{\scriptsize DD}} + \end{array}$ 

0.3V, max 6.5V

Voltage on Any Pin to GND  $$-0.3\mathrm{V}$$  to  $\mathrm{AV}_\mathrm{DD}$ 

+0.3V

See (Note 4)

Input Current at Any Pin (Note 3) ±10 mA
Package Input Current (Note 3) ±20 mA

Power Dissipation at  $T_A = 25^{\circ}C$ 

ESD Susceptibility (Note 5)

Human Body Model 2500V Machine Model 250V

Soldering Temperature, Infrared,

10 seconds (Note 6) $260^{\circ}$ CJunction Temperature $+150^{\circ}$ CStorage Temperature $-65^{\circ}$ C to  $+150^{\circ}$ C

#### **Operating Ratings** (Notes 1, 2)

Operating Temperature Range  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C}$  AV<sub>DD</sub> Supply Voltage +2.7V to +5.25V DV<sub>DD</sub> Supply Voltage +2.7V to AV<sub>DD</sub> Digital Input Pins Voltage Range -0.3V to AV<sub>DD</sub> Clock Frequency +2.7V to AV<sub>DD</sub>  $+2.7\text{V$ 

#### Package Thermal Resistance

Package	$\theta_{JA}$
16-lead TSSOP on	
4-layer, 2 oz. PCB	96°C / W

#### **ADC78H89 Converter Electrical Characteristics** (Note 8)

The following specifications apply for  $AV_{DD} = DV_{DD} = +2.7V$  to 5.25V,  $f_{SCLK} = 8$  MHz,  $f_{SAMPLE} = 500$  KSPS unless otherwise noted. **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}**: all other limits  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Typical	Limits	Units (Note 7)
STATIC C	ONVERTER CHARACTERISTICS		•		
	Resolution with No Missing Codes	$AV_{DD} = +5.0V, DV_{DD} = +3.3V$		12	Bits
INL	Integral Non-Linearity	$AV_{DD} = +5.0V, DV_{DD} = +3.3V$		±1	LSB (max)
DNL	Differential Non-Linearity	$AV_{DD} = +5.0V, DV_{DD} = +3.3V$		±1	LSB (max)
OE	Offset Error	$AV_{DD} = +5.0V, DV_{DD} = +3.3V$		±2	LSB (max)
OEM	Offset Error Match	$AV_{DD} = +5.0V, DV_{DD} = +3.3V$		±2	LSB (max)
GE	Gain Error	$AV_{DD} = +5.0V, DV_{DD} = +3.3V$		±3	LSB (max)
GEM	Gain Error Match	$AV_{DD} = +5.0V, DV_{DD} = +3.3V$		±3	LSB (max)
DYNAMIC	CONVERTER CHARACTERISTICS				
SINAD	Signal-to-Noise Plus Distortion Ratio	$AV_{DD} = +5.0V, DV_{DD} = +3.0V,$ $f_{IN} = 40.2 \text{ kHz}, -0.02 \text{ dBFS}$	72.6		dB
SNR	Signal-to-Noise Ratio	$AV_{DD} = +5.0V, DV_{DD} = +3.0V,$ $f_{IN} = 40.2 \text{ kHz}, -0.02 \text{ dBFS}$	72.8		dB
THD	Total Harmonic Distortion	$AV_{DD} = +5.0V, DV_{DD} = +3.0V,$ $f_{IN} = 40.2 \text{ kHz}, -0.02 \text{ dBFS}$	-86		dB
SFDR	Spurious-Free Dynamic Range	$AV_{DD} = +5.0V, DV_{DD} = +3.0V,$ $f_{IN} = 40.2 \text{ kHz}, -0.02 \text{ dBFS}$	88		dB
ENOB	Effective Number of Bits	$AV_{DD} = +5.0V, DV_{DD} = +3.0V,$ $f_{IN} = 40.2 \text{ kHz}, -0.02 \text{ dBFS}$	11.8		bits
	Channel-to-Channel Crosstalk	$AV_{DD} = +5.0V, DV_{DD} = +3.0V,$ $f_{IN} = 40.2 \text{ kHz}$	-82		dB
IMP	Intermodulation Distortion, Second Order Terms	$AV_{DD} = +5.0V$ , $DV_{DD} = +3.0V$ , $f_a = 40.161$ kHz, $f_b = 41.015$ kHz	-93		dB
IMD	Intermodulation Distortion, Third Order Terms	$AV_{DD} = +5.0V$ , $DV_{DD} = +3.0V$ , $f_a = 40.161$ kHz, $f_b = 41.015$ kHz	-90		dB
	O dD Full Down Downstalth	$AV_{DD} = +5V$	11		MHz
FPBW	-3 dB Full Power Bandwidth	$AV_{DD} = +3V$	8		MHz

**ADC78H89 Converter Electrical Characteristics** (Note 8) (Continued) The following specifications apply for  $AV_{DD} = DV_{DD} = +2.7V$  to 5.25V,  $f_{SCLK} = 8$  MHz,  $f_{SAMPLE} = 500$  KSPS unless otherwise noted. **Boldface limits apply for T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>**: all other limits T<sub>A</sub> = 25°C.

Symbol	Parameter	Conditions	Typical	Limits	Units (Note 7)
ANALOG	INPUT CHARACTERISTICS	,		l l	
V <sub>IN</sub>	Input Range		0 to AV <sub>DD</sub>		V
I <sub>DCL</sub>	DC Leakage Current			±1	μA (max)
^	Imput Conscitones	In Track Mode	33		pF
C <sub>INA</sub>	Input Capacitance	In Hold Mode	3		pF
DIGITAL	NPUT CHARACTERISTICS		•		
\/	Input High Voltage	DV <sub>DD</sub> = +4.75Vto +5.25V		2.4	V (min)
$V_{IH}$	Input High Voltage	DV <sub>DD</sub> = +2.7V to +3.6V		2.1	V (min)
V <sub>IL</sub>	Input Low Voltage	DV <sub>DD</sub> = +2.7V to +5.25V		8.0	V (max)
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or DV <sub>DD</sub>	±0.01	1	μA (max)
C <sub>IND</sub>	Input Capacitance		2	4	pF (max)
	OUTPUT CHARACTERISTICS		•		
V <sub>OH</sub>	Output High Voltage	$I_{SOURCE} = 200 \mu A,$ DV <sub>DD</sub> = +2.7V to +5.25V		DV <sub>DD</sub> -0.5	V (min)
V <sub>OL</sub>	Output Low Voltage	I <sub>SINK</sub> = 200 μA		0.4	V (max)
I <sub>OZH</sub> , I <sub>OZL</sub>	TRI-STATE Leakage Current			±1	μA (max)
C <sub>OUT</sub>	TRI-STATE Output Capacitance		2	4	pF (max)
	Output Coding		Stra	aight (Natural)	Binary
POWER S	SUPPLY CHARACTERISTICS (CL = 10	) pF)			
$AV_DD$ ,	Analog and Digital Supply Voltages	AV. S DV.		2.7	V (min)
$DV_DD$		$AV_{DD} \ge DV_{DD}$		5.25	V (max)
	Total Supply Current, Normal Mode (Operational, CS low)	$AV_{DD} = DV_{DD} = +4.75V \text{ to } +5.25V,$ $f_{SAMPLE} = 500 \text{ KSPS}, f_{IN} = 40 \text{ kHz}$	1.65	2.3	mA (max)
		$AV_{DD} = DV_{DD} = +2.7V \text{ to } +3.6V,$ $f_{SAMPLE} = 500 \text{ KSPS}, f_{IN} = 40 \text{ kHz}$	0.5	2.3	mA (max)
I <sub>DD</sub>	Total Supply Current, Shutdown (CS high)	$AV_{DD} = DV_{DD} = +4.75V$ to +5.25V, $f_{SAMPLE} = 0$ KSPS	0.1		μΑ
		$AV_{DD} = DV_{DD} = +2.7V \text{ to } +3.6V,$ $f_{SAMPLE} = 0 \text{ KSPS}$	0.1		μΑ
	Power Consumption, Normal Mode	$AV_{DD} = DV_{DD} = +4.75V \text{ to } +5.25V$	8.3	12	mW (max)
D	(Operational, CS low)	$AV_{DD} = DV_{DD} = +2.7V \text{ to } +3.6V$	1.5	8.3	mW (max)
$P_{D}$	Power Consumption, Shutdown (CS	$AV_{DD} = DV_{DD} = +4.75V$ to +5.25V	0.5		μW
	high)	$AV_{DD} = DV_{DD} = +2.7V \text{ to } +3.6V$	0.3		μW
AC ELEC	TRICAL CHARACTERISTICS				
f <sub>SCLK</sub>	Maximum Clock Frequency			8	MHz (max)
	Minimum Clock Frequency		50		kHz
f <sub>s</sub>	Maximum Sample Rate			500	KSPS (min
t <sub>conv</sub>	Conversion Time		13	13	SCLK cycle
	Duty Cycle		F0	40	% (min)
DC	Duty Cycle		50	60	% (max)
t <sub>ACQ</sub>	Track/Hold Acquisition Time	Full-Scale Step Input		3	SCLK cycle
	Throughput Time	Conversion Time + Acquisition Time		16	SCLK cycle
f <sub>RATE</sub>	Throughput Rate			500	KSPS (min
t <sub>AD</sub>	Aperture Delay		4		ns

#### **ADC78H89 Timing Specifications**

The following specifications apply for AV<sub>DD</sub> = DV<sub>DD</sub> = +2.7V to 5.25V,  $f_{SCLK}$  = 8 MHz,  $C_L$  = 50 pF, **Boldface limits apply for T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>**: all other limits  $T_A$  = 25°C.

Symbol	Parameter	Conditions	Typical	Limits	Units
t <sub>1a</sub>	SCLK High to CS Fall Setup Time	(Note 10)		10	ns (min)
t <sub>1b</sub>	SCLK Low to CS Fall Hold Time	(Note 10)		10	ns (min)
t <sub>2</sub>	Delay from CS Until DOUT TRI-STATE® Disabled			30	ns (max)
t <sub>3</sub>	Data Access Time after SCLK Falling Edge			30	ns (max)
t <sub>4</sub>	Data Setup Time Prior to SCLK Rising Edge			10	ns (max)
t <sub>5</sub>	Data Valid SCLK Hold Time			10	ns (max)
t <sub>6</sub>	SCLK High Pulse Width			0.4 x t <sub>SCLK</sub>	ns (min)
t <sub>7</sub>	SCLK Low Pulse Width			0.4 x t <sub>SCLK</sub>	ns (min)
t <sub>8</sub>	CS Rising Edge to DOUT High-Impedance			20	ns (max)

**Note 1:** Absolute maximum ratings are limiting values which indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = 0V, unless otherwise specified.

Note 3: When the input voltage at any pin exceeds the power supplies (that is,  $V_{IN} \le AGND$  or  $V_{IN} \ge V_A$  or  $V_D$ ), the current at that pin should be limited to 10 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to five.

Note 4: The absolute maximum junction temperature  $(T_J max)$  for this device is 150°C. The maximum allowable power dissipation is dictated by  $T_J max$ , the junction-to-ambient thermal resistance  $(\theta_{JA})$ , and the ambient temperature  $(T_A)$ , and can be calculated using the formula  $P_D MAX = (T_J max - T_A)/\theta_{JA}$ . The values for maximum power dissipation listed above will be reached only when the ADC78H89 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO ohms.

**Note 6:** See AN450, "Surface Mounting Methods and Their Effect on Product Reliability", or the section entitled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book, for other methods of soldering surface mount devices.

Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Data sheet min/max specification limits are guaranteed by design, test, or statistical analysis.

Note 9: Except power supply pins.

Note 10: Clock may be in any state (high or low) when  $\overline{CS}$  is asserted, with the restrictions on setup and hold time given by  $t_{1a}$  and  $t_{1b}$ .

## **Timing Diagrams**






FIGURE 1. ADC78H89 Operational Timing Diagram




**Timing Test Circuit** 



ADC78H89 Serial Timing Diagram

## Timing Diagrams (Continued)



SCLK and  $\overline{\text{CS}}$  Timing Parameters

7

#### **Specification Definitions**

**ACQUISITION TIME** is the time required to acquire the input voltage. That is, it is time required for the hold capacitor to charge up to the input voltage.

**APERTURE DELAY** is the time between the fourth falling SCLK edge of a conversion and the time when the input signal is acquired or held for conversion.

**CONVERSION TIME** is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word.

**CROSSTALK** is the coupling of energy from one channel into the other channel, or the amount of signal energy from one analog input that appears at the measured analog input.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**DUTY CYCLE** is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**GAIN ERROR** is the deviation of the last code transition (111...110) to (111...111) from the ideal ( $V_{REF}$  - 1.5 LSB), after adjusting for offset error.

**INTEGRAL NON-LINEARITY (INL)** is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the both second order (or all four third order) intermodulation products to the

sum of the power in both of the original frequencies. IMD is usually expressed in dBFS.

**MISSING CODES** are those output codes that will never appear at the ADC outputs. The ADC78H89 is guaranteed not to have any missing codes.

**OFFSET ERROR** is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB).

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.


**TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dB, expressed in dB or dBc, of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated as


THD= 
$$20 \cdot \log_{10} \sqrt{\frac{{A_{f2}}^2 + \dots + {A_{f6}}^2}{{A_{f1}}^2}}$$


where  $A_{f1}$  is the RMS power of the input frequency at the output and  $A_{f2}$  through  $A_{f6}$  are the RMS power in the first 5 harmonic frequencies.


**THROUGHPUT TIME** is the minimum time required between the start of two successive conversion. It is the acquisition time plus the conversion time. In the case of the ADC78H89, this is 16 SCLK periods.


# **Typical Performance Characteristics** $T_A = +25^{\circ}C$ , $f_{SAMPLE} = 500$ KSPS, $f_{SCLK} = 8$ MHz, $f_{IN} = 40.2$ kHz unless otherwise stated.



















## **Typical Performance Characteristics** $T_A = +25^{\circ}C$ , $f_{SAMPLE} = 500$ KSPS, $f_{SCLK} = 8$ MHz, $f_{IN} = 40.2$ kHz unless otherwise stated. (Continued)

















#### $\textbf{Typical Performance Characteristics} \ T_{A} = +25^{\circ}\text{C}, \ f_{\text{SAMPLE}} = 500 \ \text{KSPS}, \ f_{\text{SCLK}} = 8 \ \text{MHz}, \ f_{\text{IN}} = 40.2 \ \text{C}$ kHz unless otherwise stated. (Continued)





#### **Power Consumption vs. Throughput**



20061644

#### **Applications Information**

#### 1.0 USING THE ADC78H89

An operational timing diagram and a serial interface timing diagram for the ADC78H89 are shown in the Timing Diagrams section.  $\overline{CS}$  is chip select, which initiates conversions and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. DOUT is the serial data output pin, where a conversion result is sent as a serial data stream, MSB first. Data to be written to the ADC78H89's Control Register is placed on DIN, the serial data in pin.

The conversion process and serial data timing are controlled by the SCLK. Each conversion requires 16 SCLK cycles to complete. Conversions are begun by bringing  $\overline{\text{CS}}$  low. Several conversions can be executed sequentially in a single serial frame, which is defined as the time between falling and rising edges of  $\overline{\text{CS}}$ . If  $\overline{\text{CS}}$  is held low continuously, the ADC78H89 will perform conversions continuously.

Each time  $\overline{\text{CS}}$  goes low, a conversion process is initiated simultaneously with a load of the Control Register. The new contents of the Control Register will affect the next conversion. There is thus a one sample delay between selecting a new input channel and observing the corresponding output.

Basic operation of the ADC78H89 begins with  $\overline{\text{CS}}$  going low and initiating a conversion process and data transfer. At this time the DOUT pin comes out of the high impedance state. The converter enters track mode at the first falling edge of SCLK after  $\overline{\text{CS}}$  is brought low, and begins to acquire the input signal. Acquisition of the input signal continues during the first three SCLK cycles after the falling edge of  $\overline{\text{CS}}$ . This acquisition time is denoted by  $t_{\text{ACQ}}$ . The converter goes from track to hold mode on the fourth falling edge of SCLK, and the analog input signal is sampled at this time (see *Figure 1*).

The ADC78H89 supports idling SCLK either high or low between conversions, when  $\overline{CS}$  is high. The SCLK may also run continuously while  $\overline{CS}$  is high. Regardless of whether the clock is idled, SCLK is internally gated off when  $\overline{CS}$  is brought high. If SCLK is in the low state when  $\overline{CS}$  goes high, the subsequent fall of  $\overline{CS}$  will generate a falling edge of the internal version of SCLK, putting the ADC into the track

mode. This is seen as the first falling edge of SCLK. If SCLK is in the high state when  $\overline{CS}$  goes high, the ADC enters the track mode on the first falling edge of SCLK after the falling edge of  $\overline{CS}$  (see *Figure 1*). In both cases, a total of sixteen falling edges are required to complete the acquisition and conversion process.

Sixteen SCLK cycles are required to read a complete sample from the ADC78H89. Each bit of the sample (including leading zeros) is valid on subsequent rising edges of SCLK. The ADC78H89 will produce four leading zeros on DOUT, followed by twelve data bits, most significant first. The final data bit, DB0, will be clocked out on the 16th SCLK falling edge, and will be valid on the following rising edge. Depending upon the application, the first edge on SCLK after CS goes low may be either a falling edge or a rising edge. If the first SCLK edge after CS goes low is a falling edge, all four leading zeros will be valid on the first four rising edges of SCLK. If the first SCLK edge after  $\overline{\text{CS}}$  goes low is a rising edge, the first leading zero may not be set up in time for a microprocessor or DSP to read it correctly. The remaining data bits are still clocked out on the falling edges of SCLK, so that they are valid on the rising edges of SCLK.

Control information must be written to the Control Register whenever a conversion is performed. Information is written to the Control Register on the first eight rising edges of SCLK of each conversion. It is important that the DIN line is set up with the correct information when reading data from the ADC78H89. The input channel to be sampled in the next conversion process is determined by writing information to the Control Register in the current conversion.

On the rising edges of SCLK after  $\overline{\text{CS}}$  is brought low, data is loaded through the DIN pin to the Control Register, MSB first. Since the data on the DIN pin is transferred while the conversion data is being read, 16 serial clocks are required for each data transfer. The control register only loads the information on the first 8 rising SCLK edges; DIN is ignored for the last 8 rising edges. *Table 1* describes the bit functions, where MSB indicates the first bit of information in the loaded data. At power-up, the control register defaults to all zeros in the bit locations.

#### **Applications Information** (Continued)

#### **TABLE 1. Control Register Bits**

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DONTC	DONTC	ADD2	ADD1	ADD0	DONTC	DONTC	DONTC

#### **Control Register Bit Descriptions**

Bit #:	Symbol:	Description
7, 6, 2, 1, 0	DONTC	Don't care. The value of this bit does not affect the device.
5	ADD2	These three bits determine which input channel will be sampled and
4	ADD1	converted on the next falling edge of CS. The mapping between codes and
3	ADD0	channels is shown in <i>Table 2</i> .

**TABLE 2. Input Channel Selection** 

ADD2	ADD1	ADD0	Input Channel
0	0	0	AIN1 (Default)
0	0	1	AIN2
0	1	0	AIN3
0	1	1	AIN4
1	0	0	AIN5
1	0	1	AIN6
1	1	0	AIN7
1	1	1	GND

#### 2.0 ADC78H89 OPERATION

The ADC78H89 is a successive-approximation analog-to-digital converter designed around a charge-redistribution digital-to-analog converter. Simplified schematics of the ADC78H89 in both track and hold modes are shown in *Figure 2* and *Figure 3*, respectively. In *Figure 2*, the

ADC78H89 is in track mode: switch SW1 connects the sampling capacitor to one of seven analog input channels through the multiplexer, and SW2 balances the comparator inputs. The ADC78H89 is in this state for the first three SCLK cycles after  $\overline{\text{CS}}$  is brought low.

The user does not need to worry about any kind of power-up delays or dummy conversions with the ADC78H89. The part is able to acquire input to full resolution in the first conversion immediately following power-up. The first conversion after power up will be that of the first channel.

Figure 3 shows the ADC78H89 in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The ADC78H89 is in this state for the last thirteen SCLK cycles after  $\overline{\text{CS}}$  is brought low.




FIGURE 2. ADC78H89 in Track Mode




FIGURE 3. ADC78H89 in Hold Mode

#### **Applications Information** (Continued)

#### 3.0 ADC78H89 TRANSFER FUNCTION

The output format of the ADC89H89 is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC78H89 is  $AV_{DD}$  / 4096. The ideal transfer characteristic is shown in *Figure 4*.




FIGURE 4. Ideal Transfer Characteristic

#### 4.0 TYPICAL APPLICATION CIRCUIT

A typical application of the ADC78H89 is shown in *Figure 5*. The split analog and digital supplies are both provided in this example by the National LP2950 low-dropout voltage regulator, available in a variety of fixed and adjustable output voltages. The analog supply is bypassed with a capacitor network located close to the ADC78H89. The digital supply is separated from the analog supply by an isolation resistor and conditioned with additional bypass capacitors. The ADC78H89 uses the analog supply (AV<sub>DD</sub>) as its reference voltage, so it is very important that AV<sub>DD</sub> be kept as clean as possible. Because of the ADC78H89's low power requirements, it is also possible to use a precision reference as a power supply to maximize performance. The four-wire interface is also shown connected to a microprocessor or DSP.




FIGURE 5. Typical Application Circuit

#### **5.0 ANALOG INPUTS**

An equivalent circuit for one of the ADC78H89's input channels is shown in *Figure 6*. At the start of each conversion, one of the ADC78H89's seven channels are selected. Diodes D1 and D2 provide ESD protection for the analog inputs. At no time should an analog input be beyond (AV $_{\rm DD}$ + 300 mV) or (GND - 300 mV), as these ESD diodes will begin conducting, which could cause erratic operation.

The capacitor C1 in *Figure 6* typically has a value of 3 pF, and is mainly the package pin capacitance. Resistor R1 is the on resistance of the multiplexer and track / hold switch, and is typically 500 ohms. Capacitor C2 is the ADC78H89 sampling capacitor, and is typically 30 pF. The ADC78H89 will deliver best performance when driven by a low-impedance source to eliminate distortion caused by the charging of the sampling capacitor.




FIGURE 6. Equivalent Input Circuit

In applications where dynamic performance is critical, the ADC78H89 might need to be driven with a low output-impedance amplifier. In addition, when using the ADC78H89

#### **Applications Information** (Continued)

to sample AC signals, a band-pass or low-pass filter will reduce harmonics and noise, improving dynamic performance.

#### **6.0 DIGITAL INPUTS AND OUTPUTS**

The ADC78H89's digital inputs (SCLK,  $\overline{CS}$ , and DIN) are limited by and cannot exceed the analog supply voltage  $AV_{DD}$ . The digital input pins are not prone to latch-up; SCLK,  $\overline{CS}$ , and DIN may be asserted before DV<sub>DD</sub> without any risk.

#### 7.0 POWER SUPPLY CONSIDERATIONS

The ADC78H89 has two supplies, although they could both have the same potential. There are two major power supply concerns with this product. They are relative power supply levels, including power-on sequencing, and the effect of digital supply noise on the analog supply.

#### 7.1 Power Management

The ADC78H89 is a dual-supply device. These two supplies share ESD resources, and thus care must be exercised to ensure that the power supplies are applied in the correct sequence. To avoid turning on the ESD diodes, the digital supply (DV $_{\rm DD}$ ) cannot exceed the analog supply (AV $_{\rm DD}$ ) by more than 300 mV. The ADC78H89's analog power supply must, therefore, be applied before (or concurrently with) the digital power supply.

The ADC78H89 is fully powered-up whenever  $\overline{CS}$  is low, and fully powered-down whenever  $\overline{CS}$  is high, with one exception: the ADC78H89 automatically enters power-down mode between the 16th falling edge of a conversion and the 1st falling edge of the subsequent conversion (see *Figure 1*).

The ADC78H89 can perform multiple conversions back to back; each conversion requires 16 SCLK cycles. The ADC78H89 will perform conversions continuously as long as  $\overline{\text{CS}}$  is held low.

The user may trade off throughput for power consumption by simply performing fewer conversions per unit time. The


Power Consumption vs. Sample Rate curve in the Typical Performance Curves section shows the typical power consumption of the ADC78H89 versus throughput. To calculate the power consumption, simply multiply the fraction of time spent in the normal mode by the normal mode power consumption (8.3 mW with AV $_{\rm DD}={\rm DV}_{\rm DD}=+3.6{\rm V},$  for example), and add the fraction of time spent in shutdown mode multiplied by the shutdown mode power dissipation (0.3 mW with AV $_{\rm DD}={\rm DV}_{\rm DD}=+3.6{\rm V}).$ 

#### 7.2 Power Supply Noise Considerations

The charging of any output load capacitance requires current from the digital supply,  $\mathrm{DV}_{\mathrm{DD}}$ . The current pulses required from the supply to charge the output capacitance will cause voltage variations on the digital supply. If these variations are large enough, they could cause degrade SNR and SINAD performance of the ADC. Furthermore, if the analog and digital supplies are tied directly together, the noise on the digital supply will be coupled directly into the analog supply, causing greater performance degradation than noise on the digital supply. Furthermore, discharging the output capacitance when the digital output goes from a logic high to a logic low will dump current into the die substrate, which is resistive. Load discharge currents will cause "ground bounce" noise in the substrate that will degrade noise performance if that current is large enough. The larger is the output capacitance, the more current flows through the die substrate and the greater is the noise coupled into the analog channel, degrading noise performance.

The first solution is to decouple the analog and digital supplies from each other, or use separate supplies for them, to keep digital noise out of the analog supply. To keep noise out of the digital supply, keep the output load capacitance as small as practical. If the load capacitance is greater than 25 pF, use a 100  $\Omega$  series resistor at the ADC output, located as close to the ADC output pin as practical. This will limit the charge and discharge current of the output capacitance and improve noise performance.

#### Physical Dimensions inches (millimeters) unless otherwise noted



16-Lead TSSOP
Order Number ADC78H89CIMT, ADC78H89CIMTX
NS Package Number MTC16

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560